
PCI-DAS1200 User's Guide Specifications
18
Counter
Table 4. Counter specifications
Two 82C54 devices. 3 down counters per 82C54, 16 bits each
Counter 0 - ADC residual sample
counter.
Source: ADC Clock.
Gate: Internal programmable source.
Output: End-of-Acquisition interrupt.
Counter 1 - ADC pacer lower
divider
Source: 10 MHz oscillator
Gate: tied to counter 2 gate, programmable source.
Output: chained to counter 2 clock.
Counter 2 - ADC pacer upper
divider
Source: counter 1 output.
Gate: Tied to counter 1 gate, programmable source.
Output: ADC pacer clock (if software selected), available at user connector.
Counter 0 - pretrigger mode
Source: ADC clock
Gate: external trigger
Output: End-of-Acquisition interrupt
Counter 0 - user counter 4 (when
in non-pretrigger mode)
Source: User input at 100-pin connector (CLK4) or internal 10 MHz (software
selectable)
Gate: user input at 100-pin connector (GATE4)
Output: available at 100-pin connector (OUT4)
Counter 1 - user counter 5
Source: user input at 100-pin connector (CLK5)
Gate: user input at 100-pin connector (GATE5)
Output: available at 100-pin connector (OUT5)
Counter 2 - user counter 6
Source: user input at 100-pin connector (CLK6)
Gate: user input at 100-pin connector (GATE6)
Output: available at 100-pin connector (OUT6)
High pulse width (clock input)
Low pulse width (clock input)
Power consumption
Table 5. Power consumption specifications
+5 V operating
(A/D converting to FIFO)
Comentários a estes Manuais